Computer Architecture
Verilog HDL
The Verilog Language





Originally developed by Gateway Design Automation as a
propriety language for logic simulation in 1984
Later put into use as a specification language for logic
synthesis
Now, one of the two most commonly used languages in
digital hardware design (VHDL is the other)
Virtually every chip (FPGA, ASIC, etc.) is designed in part
using one of these two languages
Supports both structural and behavioral modeling styles
Computer Architecture & Network Lab
2
Behavioral Modeling with Continuous Assignments
input/output specification
Computer Architecture & Network Lab
3
Bitwise Operators
comments
Computer Architecture & Network Lab
4
Reduction and Other Operators
Computer Architecture & Network Lab
5
Internal Signals
internal signal
Computer Architecture & Network Lab
6
Precedence
Computer Architecture & Network Lab
7
Constants
Computer Architecture & Network Lab
8
Hierarchy
Computer Architecture & Network Lab
9
Tristates
high impedance
Computer Architecture & Network Lab
10
Bit Swizzling
Computer Architecture & Network Lab
11
Behavioral Modeling with Always Blocks
sensitivity list
Computer Architecture & Network Lab
12
Behavioral Modeling with Always Blocks
Computer Architecture & Network Lab
13
Latches & Counters
Computer Architecture & Network Lab
14
Combinational Logic
dependent on all inputs
Computer Architecture & Network Lab
15
Combinational Logic
Computer Architecture & Network Lab
16
Combinational Logic
Computer Architecture & Network Lab
17
Memories
Computer Architecture & Network Lab
18
Nonblocking & Blocking Assignments
Computer Architecture & Network Lab
19
Nonblocking & Blocking Assignments
incorrect!
Computer Architecture & Network Lab
20
Finite State Machines
Computer Architecture & Network Lab
21
Parameterized Modules
Computer Architecture & Network Lab
22
Pitfalls

Incorrect Stimulus List
Computer Architecture & Network Lab
23
Pitfalls

Missing begin/end Block
Computer Architecture & Network Lab
24
Pitfalls

Undefined Outputs
Computer Architecture & Network Lab
25
Pitfalls

Incomplete Specification of Cases
Computer Architecture & Network Lab
26
Pitfalls

Shorted Outputs
Computer Architecture & Network Lab
27
Descargar

Computer Architecture